6114544
9780123706164
Verification Techniques for System-Level Design
by Fujita, Masahiro, Ghosh, Indradeep, Prasad, Mukul
370333
About this item
- Condition: Good
- Provider: Bonita
- Provider Rating: 0%
- Ships From: Multiple Locations
- Shipping: Standard
- Comments: Access codes and supplements are not guaranteed with used items. May be an ex-library book.
Product details
- ISBN-13: 9780123706164
- ISBN: 0123706165
- Publication Date: 2007
- Publisher: Elsevier Science & Technology Books
AUTHOR
SUMMARY
Fujita explains how to verify SoC logic designs using formal and semi-formal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended.Fujita, Masahiro is the author of 'Verification Techniques for System-Level Design', published 2007 under ISBN 9780123706164 and ISBN 0123706165.
[read more]
The ValoreBooks Guarantee
With our dedicated customer support team, you can rest easy knowing that we're doing everything we can to save you time, money, and stress.
